Verilog Programming Series - Modulo-12 Counter - Maven Silicon
maven-silicon.com
Verilog Programming Series - Modulo-12 Counter - Maven Silicon
This video explains how to write a synthesizable Verilog program for Modulo-12 loadable counter and how to define the priorities of various control signals. In this video blogging series, we will be explaining the Verilog coding style for various building blocks like Adder, Multiplexer, Decoder, Encoder, ALU, Flip-Flops, Counter, RAM, and FSM ...
10.1K viewsNov 29, 2019
Related Products
Verilog Module Design
FPGA Verilog Modules
Digital Logic Verilog Modules
#System Verilog Tutorial
How to Write a SystemVerilog TestBench (SystemVerilog Tutorial #3)
How to Write a SystemVerilog TestBench (SystemVerilog Tutorial #3)
YouTubeDec 13, 2016
How to Simulate and Test SystemVerilog with ModelSim (SystemVerilog Tutorial #2)
How to Simulate and Test SystemVerilog with ModelSim (SystemVerilog Tutorial #2)
YouTubeDec 13, 2016
Top videos
Verilog modules - FPGA Video Tutorial | LinkedIn Learning, formerly Lynda.com
Verilog modules - FPGA Video Tutorial | LinkedIn Learning, formerly Lynda.com
linkedin.com
Feb 18, 2020
Briefly describe the syntax of a module definition block in Ver... | Filo
Briefly describe the syntax of a module definition block in Ver... | Filo
askfilo.com
5K views10 months ago
𝗡𝗔𝗥𝗔𝗦𝗜𝗠𝗛𝗔 𝗟𝗔𝗞𝗞𝗜𝗠𝗦𝗘𝗧𝗧𝗬 on Instagram: "DAY-8 — Verilog Basics — Modules & Ports explained clearly! Comment DAY-8 for the notes. — Narasimha Lakkimsetti . . . . #NarasimhaLakkimsetti #Verilog #VerilogHDL #RTLDesign #VLSI #ChipDesign #FrontEndDesign #ECEStudents #LearnVLSI #EngineeringSeries #BtechStudents #TechCreator"
0:50
𝗡𝗔𝗥𝗔𝗦𝗜𝗠𝗛𝗔 𝗟𝗔𝗞𝗞𝗜𝗠𝗦𝗘𝗧𝗧𝗬 on Instagram: "DAY-8 — Verilog Basics — Modules & Ports explained clearly! Comment DAY-8 for the notes. — Narasimha Lakkimsetti . . . . #NarasimhaLakkimsetti #Verilog #VerilogHDL #RTLDesign #VLSI #ChipDesign #FrontEndDesign #ECEStudents #LearnVLSI #EngineeringSeries #BtechStudents #TechCreator"
Instagramnarasimhalakkimsetty
4.7K views2 months ago
System Verilog Basics
FPGA101: Digital System Design using Verilog and Python
FPGA101: Digital System Design using Verilog and Python
git.ir
Feb 26, 2025
SystemVerilog basics - SlideServe
SystemVerilog basics - SlideServe
slideserve.com
237 viewsMar 26, 2019
SystemVerilog for Verification Part 1: Fundamentals
SystemVerilog for Verification Part 1: Fundamentals
git.ir
13K viewsJan 12, 2024
Verilog modules - FPGA Video Tutorial | LinkedIn Learning, formerly Lynda.com
Verilog modules - FPGA Video Tutorial | LinkedIn Learning, forme…
Feb 18, 2020
linkedin.com
Briefly describe the syntax of a module definition block in Ver... | Filo
Briefly describe the syntax of a module definition block in Ver... | …
5K views10 months ago
askfilo.com
𝗡𝗔𝗥𝗔𝗦𝗜𝗠𝗛𝗔 𝗟𝗔𝗞𝗞𝗜𝗠𝗦𝗘𝗧𝗧𝗬 on Instagram: "DAY-8 — Verilog Basics — Modules & Ports explained clearly! Comment DAY-8 for the notes. — Narasimha Lakkimsetti . . . . #NarasimhaLakkimsetti #Verilog #VerilogHDL #RTLDesign #VLSI #ChipDesign #FrontEndDesign #ECEStudents #LearnVLSI #EngineeringSeries #BtechStudents #TechCreator"
0:50
𝗡𝗔𝗥𝗔𝗦𝗜𝗠𝗛𝗔 𝗟𝗔𝗞𝗞𝗜𝗠𝗦𝗘𝗧𝗧𝗬 on Instagram: "DAY-8 — Verilog Basics — Modules & Ports explain…
4.7K views2 months ago
Instagramnarasimhalakkimsetty
Verilog-A: Comparator
10:33
Verilog-A: Comparator
34.6K viewsFeb 21, 2013
YouTubeams sjsu
Verilog HDL (18EC56) | Module 4 | Unit 7 | Behavioral Modelling | Timing Control | VTU
35:15
Verilog HDL (18EC56) | Module 4 | Unit 7 | Behavioral Modelling | Tim…
6.9K viewsDec 2, 2020
YouTubeAITM Bhatkal
How to write Verilog HDL module for ALU using ModelSim
6:39
How to write Verilog HDL module for ALU using ModelSim
1.3K viewsDec 19, 2020
YouTubeECTE- Laboratory
Verilog module basics
Verilog module basics
683 viewsOct 24, 2021
YouTubeOvisign Verilog HDL Tutorials
Module 1 - Modules and instances- Verilog HDL-lecture 4
2.2K viewsDec 11, 2020
YouTubeNayana K
1:08
Modulus Operator - CS101 - Udacity
217K viewsMay 29, 2012
YouTubeUdacity
2:23
Intel Quartus: Using the RTL View
18.2K viewsAug 29, 2018
YouTubeJay Brockman
9:39
Mealy and Moore State Machines (Part 1)
1.7M viewsMar 17, 2015
YouTubeNeso Academy
31:28
VERILOG LANGUAGE FEATURES (PART 1)
138K viewsAug 22, 2017
YouTubeHardware Modeling Using Verilog
4:40
An Introduction to Verilog
177.3K viewsJan 22, 2014
YouTubeCompArchIllinois
9:27
Verilog Tutorial: Introduction to Verilog
156.1K viewsAug 14, 2017
YouTubeBeginners Point Shruti Jain (Beginners Point)
5:14
Implementing AXI in Verilog Part 1: Slave Interface
22.9K viewsJun 19, 2019
YouTubeDillon Huff
15:51
Program LCD on Spartan-3E, Verilog/FPGA (TestLCD)
58.9K viewsSep 25, 2011
YouTubeweidesvideo
3:43
Verilog Programming Series - Modulo-12 Counter
12.2K viewsNov 28, 2019
YouTubeMaven Silicon
4:07
RTL synthesis in Cadence Genus
21.5K viewsMay 9, 2017
YouTubeMD Arafat Kabir
15:56
Verilog Tutorial 5 -- Ripple Carry Full Adder
62.6K viewsNov 14, 2013
YouTubeEDA Playground
8:34
Implementation of Boolean Function using Multiplexers
2M viewsJan 7, 2015
YouTubeNeso Academy
11:06
EDA Playground Introduction -- Simulate Verilog from a Web Brow…
92.2K viewsNov 11, 2013
YouTubeEDA Playground
8:14
An Example Verilog Test Bench
79.9K viewsJan 25, 2014
YouTubeCompArchIllinois
3:20
Intel Quartus: Connecting Modules in Verilog
31.3K viewsAug 29, 2018
YouTubeJay Brockman
7:28
Pulse Width Modulation (PWM) - Electronics Basics 23
747.9K viewsOct 9, 2016
YouTubeSimply Electronics
14:20
Using Multiple Modules in Verilog
33.6K viewsMar 24, 2020
YouTubeDerek Johnston
38:40
Serial Peripheral Interface || SPI PROTOCOL || explanation with Ve…
45.8K viewsMay 21, 2021
YouTubeComponent Byte
14:16
Write, Compile, and Simulate a Verilog model using ModelSim
306K viewsAug 31, 2013
YouTubeStudyvite
8:05
Controller Area Network (CAN) programming Tutorial 10: bit wise …
96.4K viewsOct 13, 2018
YouTubeFastbit Embedded Brain Academy
0:36
OV7670 Camera Module + FPGA - DE1 KIT, Display on VGA Monitor
9.4K viewsJun 16, 2012
YouTubeRyan
See more videos
Static thumbnail place holder